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1. INTRODUCTION 
The triple gate (TG) metal oxide semiconductor field 
effect transistor (MOSFET) is one of the promising device to 
minimise the short channel effects when the technology shrinks 
beyond sub-50 nm1. Double gate FinFET with thin silicon 
fin suppresses the short channel effects and exhibit increase 
in device performance. Triple gate field effect transistor 
(FET) helps in flexible body dimension and fin aspect ratio 
in fabrication process2-4. But the mobile carrier density of 
TG device is higher in corner than the other portions of the 
channels at low gate voltage due to high electric field at sharp 
edges, thereby degrading the subthreshold slope. Further the 
corner effects are more significantly visible at high channel 
doping levels5-6. Instead of using channel doping to control VT, 
metal gates with appropriate work function can be employed to 
achieve desired VT in multigate structures
7-9.
In this study, a novel design of triple gate, with a symmetric 
gate made of titanium nitride with underlapped channel is 
used. The work function of titanium nitride is 4.75 eV. TiN 
reduces the self-heating. The effect due to metal junction 
schottky barrier is reduced by varying doping concentration 
in source and drain. It is also known that the effective work 
function of a TiN gate in MOSFET can be tuned by varying 
its thickness. Moreover TiN has low sheet resistance and 
high thermal stability. A tremendous improvement in drive 
current and significant reduction in off current is reported. The 
Ion/ Ioff ratio is reported as 10
8 which reveals that the device 
is highly suitable for high speed and low power circuits with 
tremendous control over short channel effects. The simulation 
is carried out in Synopsys TCAD sentaurus structure editor. 
Mixed mode simulation using drift diffusion (DD) model for 
carrier transport and the density gradient model for quantum 
models are used for the design of FinFET in 32 nm technology. 
The device design is as per international technology roadmap 
for semiconductors (ITRS) standards. 
2. DevICe DeSIGN AND MODeLLING
The triple gate MOSFET device is designed in 32 nm 
technology node as per ITRS standards with Lg= 32 nm, LBOX 
= 200 nm, Wdevice = 21.33 nm, Hgate = 42.6 nm and gate is made 
of metal TiN and source and drain are diffused with TiN. 
Figure 1 shows the top view of the proposed Triple Gate 
device. Case A has the device with corner round off with gate 
metal and Case B has the device with polysilicon and corner 
rounded off. Case C deals with the device without source/drain 
diffusion and corner not rounded off, and the results of these 
devices are compared. The triple gate without diffusion in 
source/drain is operated with VDD= VFG = VBG= 1.1 V and VTG 
= 0.6 V and resulted in sub threshold voltage of 0.1 and the 
TGFET with diffusion in source/drain operated with VDD= 1.7 
V, VFG = VBG= 0.7 V and VTG = 0.6 V showed a VT of 0.2 V in 
subthreshold region. 
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Figure 1. Top view of the proposed triple gate device.
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Figure 2 shows the corner rounded structure of TG 
MOSFET in Technology CAD (TCAD) tool. Figure 3 gives 
the meshed structure of the device and Fig. 4 shows the 3D 
view of the proposed device.
3. ReSULTS AND DISCUSSION
Table 1 shows the comparison of three different cases 
in the device. The gate corner rounded TG MOSFET (Case 
A) with S/D diffusion resulted in high Ion/Ioff ratio than its 
counterpart (Case B) due to the high mobility of charge 
carriers in the source and drain. The surface potential along the 
channel is higher due to the strong inversion region and equal 
distribution of electron concentration in the gate and channel 
as shown in Fig. 5. Also the Ion is 18 per cent comparatively 
higher than its counterpart. Leakage current is not that much 
reduced proving that corner rounding has very little impact 
on Leakage current for lightly doped body. Unlike the charge 
carrier concentration being high in sharp edges where corner 
round off technique is not used, here due to the corner rounding 
off effect, the intensity of charge carriers are focused to create 
channel in the device so that the device turns on at a threshold 
voltage of 0.1 V. 
Figure 5. Surface potential and electron velocity vs position 
along channel.  
Figure 3.  Meshed structure.
Figure 2.  Corner rounded gate structure.
Figure 4.  3D view of the proposed triple gate device.
Parameters Ion (mA/µm) Ioff  (A/µm) Ion/Ioff 
Case A 1.5 4.3 e - 08 105
Case B 0.08 5.36 e - 09 104
Case C 2.92 3.66 e - 11 108
Table 1.  Comparison of different cases
Also the device is independently controlled through 
top gate and the front and back gate are tied together with a 
same voltage. If the body is lightly doped, then it is affected 
by volume inversion in subthreshold regime and if the body is 
heavily doped, corner inversion contributes to off current. The 
electron density is uniform around corners, top and sidewalls, 
where three sides of gate conduct simultaneously. In Case C, 
the drive current is better due to the high doping level of body. 
The proposed structure with S/D diffusion and corner round 
off has lower drain induced barrier lowering (DIBL) due to 
metal diffusion in source and drain making more conduction 
and lesser drop. However there is insignificant difference in 
subthreshold slope because the corner rounding off effect has 
less effect on it. The leakage current is very less since both 
TG structures used metal gates made of titanium nitride (TiN) 
and the electron density is uniformly distributed in the mid gap 
metal gate TiN.
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DIBL measures the device performance as it scales 
down and it is important for logic applications. The DIBL is 
computed from difference between the voltage at linear region 
and voltage at saturation region. Gate length vs DIBL and 
subthreshold slope is shown in Fig. 6
DIBL= (Vt,lin–Vt,sat)/(Vdd-Vt,lin)                  (1)
where Vt,lin =1V, Vt,sat = 1.7 V and Vdd of 1.7 V were used. 
As shown in Fig. 7, when the source/drain diffusion is 
removed in 32 nm technology node, the DIBL increased from 
63.25 mV/V to 72.36 mV/V thereby increasing the threshold 
voltage from 0.1 V to 0.2 V and Subthreshold slope with value 
around 69 mV/dec did not show much variation 
Figure 8.  Position along channel vs surface potential.
Figure 7. Comparison of DIBL and SS w.r.t. metal diffusion in 
source/drain.
Figure 6.  Gate length vs DIBL and sub-threshold slope.
In Fig. 8 it is obviously seen that the surface potential for 
case (A) is higher than case (C). This is because the electron 
density is high in the sharp corner edges thereby reducing the 
carrier concentration in inversion regime, which reduces the 
surface potential along the channel, creating drop in drive 
current. But the drive current of case (C) is made high due 
to the metal diffusion in source and drain. Leakage is also 
reduced due to the metal diffusion of titanium nitride in source 
and drain. The lateral electric field and electron mobility 
is high in the TGFET structure due to metal diffusion and 
corner round off in gate electrode as shown in Fig. 9. hence 
the drive current is increased for case C than case A. Also the 
electron velocity is high in case of metal diffused TGFET. 
The inverter is simulated using TGFET for all the cases and 
transient analysis has been done in terms of rise time, fall time, 
propagation delay and capacitance. As shown in Figs. 10 and 
11, the propagation delay is very less in the range of 0.001 µs 
and the capacitance obtained is 0.08 fF and this reveals that 
the TGFET works in very high speed with metal diffusion 
Figure 9.  Position along channel vs lateral electric field.
Figure 10.  Position along channel vs rise and fall time.
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in source/drain. The switching speed of TGFET – Case (A) 
and case (C) is high than case (B), because case (A) has metal 
diffused source/drain and corner rounded off and case C has 
metal diffused in source/drain. hence it can be concluded that 
both techniques of diffusing metal in source/drain and gate 
corner round off increases the carrier transport and uniform 
distribution of charge carriers in the channel and in inversion 
regime and the mobility of charge carriers increases due to the 
triple gate control of the device. The charge carrier density is 
equally distributed in the wall, surface and side areas and they 
move in uniform area making complete utilisation of inversion 
regime around all the three sides of the fin.
4.  CONCLUSION
This simulation work shows that the device with metal 
diffused source and drain and the gate corner rounding off 
technique gives a tremendous increase in drive current than 
the triple gate device with polysilicon source and drain. The 
current increases from microampere to milliampere, thereby 
increasing the driving capability of the triple gate transistor. 
Also the increase in Ion/Ioff ratio paves way for the increase in 
switching speed of the transistor. 
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